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Abstract — This paper presents a behavioral
model of the non-linear on-resistance in S&H analog
switches. The model is suitable for analysis and de-
sign of low-voltage sampled data systems. Simulated
results using the ATMEL 0.24µm CMOS process
are shown to validate the model. The Advanced-
Compact-Mosfet model (ACM), a symmetric drain-
to-source model, valid in the whole inversion level
regime of MOS transistors, is used as reference.
1 INTRODUCTION
The development of CMOS Deep-Sub-Micro tech-
nologies have brought new challenges for analog de-
signers. The ever growing complexity of the so
called Systems-on-Chip requires a drastic change
in design methodologies [1]. Electronic Design Au-
tomation is a key factor for fast and eﬃcient devel-
opment of complex Mixed-Signal systems. Never-
theless, the techniques and tools that are available
today for design of analog and mixed-signal inte-
grated circuits are lagging considerably behind the
ones for the digital domain [2].
Behavioral models play an important role in
modern circuit design. They act as executable spec-
iﬁcations in top-down system design and as ab-
stract description of functional blocks needed for
a reuse-oriented design style [2]. The trade-oﬀ’s
between traditional approaches using conventional
circuit simulators and those based on behavioral
modeling have been reported in [2]. Sampled data
systems are a good example where behavioral mod-
els can be applied in a eﬃcient way. In [1, 3], com-
plex sampled-data systems are modeled using such
an approach. Even though several basic building
blocks models are presented, they lack of a more
complete sample-and-hold (S&H) model [1] or even
does not take into account any S&H non-ideality
[3].
A S&H circuit suﬀers from two major problems
which are: a) charge injection and b) switch non-
linear on-resistance (RON). Diﬀerent approaches
for S&H behavioral modeling can be found, for ex-
ample, in [4, 5]. However, only charge injection ef-
fect is considered. On the other hand, a linearized
version of the SPICE Level 1 model [6] is commonly
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used [7] to represent the switch RON even if it suf-
fers from accuracy problems in some MOS transis-
tor regions of operation.
This paper presents a behavioral model of the
S&H building block focused on the non-linear
on-resistance and its possible applications. It does
not have the limitations of the SPICE Level 1 model
as will be shown. In Section 2 the reference S&H
circuit is shown and its main non-idealities are high-
lighted. In Section 2.1 the proposed model of the
on-resistance is introduced. In Section 2.2 a brief
explanation on the methodology to obtain the ap-
propriated process parameters is presented. In Sec-
tion 3 the model implementation and veriﬁcation
are shown. Section 4 shows the results and Sec-
tion 5 the conclusions.
2 A SYMMETRICAL MODEL FOR THE
NON-LINEAR ON-RESISTANCE
S&H behavioral models are presented in [4, 5, 7].
They are based on a linearized version of the SPICE
Level 1 model [6]. However, they are intrinsi-
cally source-to-drain non-symmetric. Besides, it
is considered that the MOS transistor works only
in the triode region of operation. Nevertheless, in
switched-capacitors integrators, for example, the
models do not agree with real S&H operation: in-
deed, the hold capacitor is discharged at every clock
cycle. Hence, the switch transistor can operate in
saturation at the beginning of every charging cy-
cle. Finally the models do not consider weak in-
version operation. In this case, a signiﬁcant loss of
accuracy is expected for low slew-rate clocks and/or
high voltage level input signals. In both conditions
of operation the switch transistor works most of
time in weak than in strong inversion.
A possible approach to deal with both weak and
strong inversion is to use a piece-wise local approxi-
mation as in [5], but it requires a very early decision
to determine when to switch between the diﬀerent
inversion levels approximations. Even though in
[4, 5] only the charge-injection eﬀect is considered,
the same approach and basic model are commonly
used [7].
Our work presents a diﬀerent approach to deal
with on-resistance. The basic S&H circuit used as
reference is shown in Fig. 1a. First of all, this circuit
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less, the model can be used to evaluate more com-
plex sampled data analog systems as ∆-Σ modu-
lators. For example, the proposed model can be
easily adapted in order to be used in EDA tools as
proposed in [3].
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Figure 1: (a) An S&H with an analog MOS switch and (b)
its equivalent circuit
As depicted in Fig. 1b, the transistor MSW
is modeled as a voltage-dependent-current-source.
The current Id represents the drain current of
MSW. Its value depends on the transistor termi-
nal voltages Vs, Vd (Vin and Vout)a n dVg (Vclk).
Equation (1) describes Vout(t). The model deﬁnes
Id in a suitable way in order to properly manage
the non-linear dependence on the terminal voltages.
Therefore, the so called non-linear on-resistance is
taken into account within the Id mathematical ex-
pression.
dVout
dt
=
Id
CS
(1)
The proposed model uses a simpliﬁed version of
the Compact Mosfet Model (ACM) [8]. Therefore,
it is valid for the whole inversion regime and it
is symmetrical in respect to the source and drain
MOS terminals.
2.1 An approximated symmetrical model
for the MOS drain current
The drain current model proposed in [8] was used
as reference to deﬁne the current Id, as depicted
in Fig. 1b which is described in terms of two com-
ponents: one associated with the source (IF)a n d
the other with the drain (IR). Both components
are expressed as function of the inversion levels as-
sociated with the source and drain terminals re-
spectively. The equations are reported here for the
reader convenience:
Id = IF − IR = IS(if − ir) (2a)
IS =
W
L
φ2
t
2
· µ · n · C 
OX (2b)
where if and ir are the forward and reverse inver-
sion levels coeﬃcients respectively , φt is the ther-
mal voltage, n is the slope factor, µ is the carrier
mobility and C 
OX is the oxide capacity per unit
area [8].
Mathematical expressions of if and ir can be
found in [9, 10]. One of such approximations [10] is
presented here for convenience:
if(r) = q2 − 1 (3a)
q =1+l n

1+
e(u−1)
1+0 .52 · ln

1+e(u−1)

(3b)
u =2+
VP − VS(D)
φt
(3c)
where VP is the pinch-oﬀ voltage [8].
In the above expressions, three key technologi-
cal parameters are present: IS, VTH and n. Ide-
ally they can be considered constant. However, a
linear dependence on the terminal voltages can be
included in order to better represent the behavior
of the MOS transistor. In this work two possibil-
ities of modeling representing the behavior of the
technological parameters are proposed. They are
as follows:
1. IS, VTH and n constant;
2. IS as linear function of Vg, VTH as linear func-
tion of Vs and n constant.
Even though the dependence of these parameters
on the terminal voltages is known to be non-linear
[8], using a linear approximation simpliﬁes the ﬁnal
equations while the accuracy is still quite accept-
able as will be shown later.
The parameters IS, VTH and n depend on the
CMOS technology to be used. They are usually
not supplied by the silicon foundries in a suitable
form. The next section brieﬂy shows how to extract
their values from a SPICE-like standard model card
and/or using a DC characteristic of a single MOS
transistor.
2.2 Model parameters extraction
In the ﬁrst case (i.e. when no dependence on termi-
nal voltages is considered) IS, VTH are computed
by a direct mapping of the nominal process parame-
ters. Such parameters can be found in the standard
documentation of any commercial CMOS process.
In order to determine n the following equation is
used:
n =1+
γ
2 ·
√
φ0 + VP
(4)
where γ is the body eﬀect factor and φ0 is a poten-
tial whose value was estimated as twice the Fermi
potential [8, 11]. One can note that n is function
of VP which is function of n. In order to solve
this non-explicit equation, an iterative algorithm is
used. n was estimated at VG = VDD/2.
In the second case (i.e. when a linear dependence
on the terminal voltages is considered), the extrac-
tion algorithm of IS, VTH and n is very similar and,indeed, is based in the methodologies proposed in
[11]. A more complete procedure is needed in order
to take into account the IS and VTH dependence
on the transistor terminal voltages. Therefore, a
ﬁtting procedure based on DC ID x VS curves of a
single device was adopted. The curves of a MOS
transistor with the same dimensions of the switch
in the S&H circuit were computed using the well
know BSIM3v3 model with a conventional circuit
simulator. The value of n is computed as explained
above, using equation 4. The results are shown in
Fig. 2.2. The technology used is ATMEL CMOS
0.24µm. The transistor dimensions are W =5 µm
and L =2 .5µm.
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Figure 2: Process parameter ﬁtting results: (a) threshold
voltage VTH; (b) normalized current IS and (c) a single
MOS transistor IDxVS characteristic: (-) BSIM model and
(o) proposed model using the ﬁt params.
Fig. 2a and Fig. 2b show the ﬁnal curves after the
ﬁtting. The circle marks are the extracted points
as proposed in [11] and the solid lines represent the
ﬁtting. In Fig. 2c a comparison between the BSIM
ID x VS characteristic and the one obtained with
the ﬁtting parameters are shown. A more complete
explanation about the ﬁtting procedure used here
is a goal of a future work. Finally, the same proce-
dure can be applied using experimental data which
would be more accurate although less ﬂexible.
3 SIMULATION METHODOLOGY
An important concept involved is the methodology
adopted in the whole simulation process. The Fig. 3
shows a block diagram to illustrate it.
S&H
Behavioral
Model
Parameters
Extraction
(see Sec. 2.2)
S&H
Circuit
Parameters
Input
Signals
Sampled
Output
Signal
Figure 3: Proposed simulation methodology
Besides the input signals, some circuit speciﬁca-
tions must be input, as the hold capacitance value
and the switch dimensions. Both models proposed
in this work (Section 2.1) are available. In the next
step, the technological parameters are extracted.
Finally, equation (1) is solved and the output sig-
nal is computed. This signal represents a distorted
version of the input signal due to the eﬀect of the
S&H switch on-resistance.
The schema depicted allows an evaluation of a
S&H as a single block. However, the same output
signal can be used as an input of more complex
sampled data evaluation tools as presented in [1, 3].
4 SIMULATION RESULTS
The S&H circuit in Fig. 1a has been simulated with
a conventional circuit simulator using the BSIM
model. The BSIM is commonly used as reference
due to the wide availability of its technological pa-
rameters and its implementation in several com-
mercial circuit simulators.
First, single sample phases for diﬀerent values
of the input voltage Vin and clock rise time tr are
depicted in Fig. 4. A more complete set of examples
can be found in [10].
0
2.5
V
c
l
k
 
[
V
]
0 5 10 15 20 25 30
0
0.2
0.4
0.6
0.8
1
V
o
u
t
[
V
]
Time [ns]
This work, case 1
This work, case 2
BSIM3v3
SPICE Level 1
Vin
(a)
0
2.5
V
c
l
k
 
[
V
]
0 5 10 15 20 25 30
0
0.2
0.4
0.6
0.8
1
V
o
u
t
[
V
]
Time [ns]
This work, case 1
This work, case 2
BSIM3v3
SPICE Level 1
Vin
(b)
0
2.5
V
c
l
k
 
[
V
]
0 5 10 15 20 25 30
0
0.4
0.8
1.2
1.6
2
V
o
u
t
[
V
]
Time [ns]
This work, case 1
This work, case 2
BSIM3v3
SPICE Level 1
Vin
(c)
0
2.5
V
c
l
k
 
[
V
]
0 5 10 15 20 25 30
0
0.4
0.8
1.2
1.6
2
V
o
u
t
[
V
]
Time [ns]
This work, case 1
This work, case 2
BSIM3v3
SPICE Level 1
Vin
(d)
Figure 4: Proposed models vs. BSIM charging process for
the S&H circuit
The results show a good agreement with theBSIM model ones, mainly for low clock rise time
values (Figs. 4b, 4d). The ﬁnal charging values of
Fig 4c and 4d show that the VTH dependence on
Vs agrees with BSIM simulations. One can see in
Figs. 4a, 4b that the proposed model has a slightly
higher time constant than that of the BSIM model.
A more accurate comparison with measured data
should be done to get better a insight.
In Fig. 5 two examples of oversampled sine waves
are shown. The frequency of the input signal
is 20kHz and it was sampled at a frequency of
5.12MHz. The clock rise time tr is 10ns.T h e
dimensions of MSW are W =5 µm and L =2 .5µm
and CS =1 .25pF. The transient response of each
single sampled signal is not shown but only the
steady state value of each sample phase. The pro-
posed model still performs in good agreement with
the BSIM model. One can notice that the SPICE
Level 1 model fails completely for high values of
Vin (Fig. 5b) because the sub-threshold operation
is not modeled.
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Figure 5: A oversampled sin(ωt) cycle distorted by the
RON non linear eﬀect
5 CONCLUSIONS
The proposed model is intended as support to eval-
uate any kind of systems that make use of sampled
data as, for example, SC systems. A very ﬁrst ap-
plication should be the silicon area optimization of
S&H’s if used together with charge injection estima-
tion models as proposed in [4, 5]. It is well known
that RON and charge injection eﬀects have diﬀerent
requirements for switches dimensions in a S&H.
Another practical application should be the SC
∆-Σ modulator coeﬃcients adjustments. In order
to do that, a tool like that proposed in [3] can be
used. In such a very non-linear systems it is com-
mon to determine the coeﬃcients by means of in-
tensive computational eﬀort, considering as much
as possible the number of non-idealities of the cir-
cuit implementation. The S&H non-idealities could
be also included in this case.
The results presented here give only a qualita-
tive accuracy evaluation. A quantitative analy-
sis should include a large number of variables as
clock rise time, input signal level, sample frequency,
switch dimensions and so on. Therefore, a suitable
measurement of the accuracy is very diﬃcult and
is currently being investigated. However, as can be
seen, the implemented model clearly performs very
well.
Another further complement of this work should
be to deﬁne the time domain solution of equa-
tion (1), in order to optimize the computational
eﬀort. However, a suitable simpliﬁcation of the
model equation must be done. Otherwise, ﬁnding
the ODE solution is impraticable.
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